| pyEDAA / ProjectModel / Attributes.py |
KeyValueAttribute.__init__ |
|
100% |
2 |
0 |
0 |
|
100% |
0 |
0 |
|
100% |
| pyEDAA / ProjectModel / Attributes.py |
KeyValueAttribute.__getitem__ |
|
100% |
1 |
0 |
0 |
|
100% |
0 |
0 |
|
100% |
| pyEDAA / ProjectModel / Attributes.py |
KeyValueAttribute.__setitem__ |
|
100% |
1 |
0 |
0 |
|
100% |
0 |
0 |
|
100% |
| pyEDAA / ProjectModel / Attributes.py |
(no function) |
|
100% |
10 |
0 |
0 |
|
100% |
0 |
0 |
|
100% |
| pyEDAA / ProjectModel / Xilinx / Vivado.py |
VivadoFileMixIn._registerAttributes |
|
100% |
1 |
0 |
0 |
|
100% |
0 |
0 |
|
100% |
| pyEDAA / ProjectModel / Xilinx / Vivado.py |
ConstraintFile._registerAttributes |
|
100% |
2 |
0 |
0 |
|
100% |
0 |
0 |
|
100% |
| pyEDAA / ProjectModel / Xilinx / Vivado.py |
VerilogSourceFile._registerAttributes |
|
0% |
2 |
2 |
0 |
|
100% |
0 |
0 |
|
0% |
| pyEDAA / ProjectModel / Xilinx / Vivado.py |
VHDLSourceFile._registerAttributes |
|
100% |
2 |
0 |
0 |
|
100% |
0 |
0 |
|
100% |
| pyEDAA / ProjectModel / Xilinx / Vivado.py |
VivadoProjectFile.__init__ |
|
100% |
2 |
0 |
0 |
|
100% |
0 |
0 |
|
100% |
| pyEDAA / ProjectModel / Xilinx / Vivado.py |
VivadoProjectFile.ProjectModel |
|
100% |
1 |
0 |
0 |
|
100% |
0 |
0 |
|
100% |
| pyEDAA / ProjectModel / Xilinx / Vivado.py |
VivadoProjectFile.Parse |
|
62% |
8 |
3 |
0 |
|
50% |
2 |
1 |
|
60% |
| pyEDAA / ProjectModel / Xilinx / Vivado.py |
VivadoProjectFile._ParseRootElement |
|
100% |
4 |
0 |
0 |
|
75% |
4 |
1 |
|
88% |
| pyEDAA / ProjectModel / Xilinx / Vivado.py |
VivadoProjectFile._ParseFileSets |
|
100% |
3 |
0 |
0 |
|
100% |
4 |
0 |
|
100% |
| pyEDAA / ProjectModel / Xilinx / Vivado.py |
VivadoProjectFile._ParseFileSet |
|
100% |
8 |
0 |
0 |
|
100% |
8 |
0 |
|
100% |
| pyEDAA / ProjectModel / Xilinx / Vivado.py |
VivadoProjectFile._ParseFile |
|
55% |
11 |
5 |
0 |
|
38% |
8 |
1 |
|
47% |
| pyEDAA / ProjectModel / Xilinx / Vivado.py |
VivadoProjectFile._ParseVHDLFile |
|
93% |
15 |
1 |
0 |
|
93% |
14 |
1 |
|
93% |
| pyEDAA / ProjectModel / Xilinx / Vivado.py |
VivadoProjectFile._ParseDefaultFile |
|
0% |
1 |
1 |
0 |
|
100% |
0 |
0 |
|
0% |
| pyEDAA / ProjectModel / Xilinx / Vivado.py |
VivadoProjectFile._ParseXDCFile |
|
100% |
1 |
0 |
0 |
|
100% |
0 |
0 |
|
100% |
| pyEDAA / ProjectModel / Xilinx / Vivado.py |
VivadoProjectFile._ParseVerilogFile |
|
0% |
1 |
1 |
0 |
|
100% |
0 |
0 |
|
0% |
| pyEDAA / ProjectModel / Xilinx / Vivado.py |
VivadoProjectFile._ParseXCIFile |
|
0% |
1 |
1 |
0 |
|
100% |
0 |
0 |
|
0% |
| pyEDAA / ProjectModel / Xilinx / Vivado.py |
VivadoProjectFile._ParseFileSetConfig |
|
100% |
4 |
0 |
0 |
|
100% |
6 |
0 |
|
100% |
| pyEDAA / ProjectModel / Xilinx / Vivado.py |
XDCConstraintFile._registerAttributes |
|
100% |
3 |
0 |
0 |
|
100% |
0 |
0 |
|
100% |
| pyEDAA / ProjectModel / Xilinx / Vivado.py |
(no function) |
|
100% |
63 |
0 |
0 |
|
100% |
0 |
0 |
|
100% |
| pyEDAA / ProjectModel / __init__.py |
Attribute.resolve |
|
86% |
7 |
1 |
0 |
|
83% |
6 |
1 |
|
85% |
| pyEDAA / ProjectModel / __init__.py |
FileType.__init__ |
|
100% |
2 |
0 |
0 |
|
100% |
0 |
0 |
|
100% |
| pyEDAA / ProjectModel / __init__.py |
FileType.__new__ |
|
100% |
3 |
0 |
0 |
|
100% |
0 |
0 |
|
100% |
| pyEDAA / ProjectModel / __init__.py |
FileType.__getattr__ |
|
100% |
3 |
0 |
0 |
|
100% |
2 |
0 |
|
100% |
| pyEDAA / ProjectModel / __init__.py |
FileType.__contains__ |
|
100% |
1 |
0 |
0 |
|
100% |
0 |
0 |
|
100% |
| pyEDAA / ProjectModel / __init__.py |
File.__init__ |
|
96% |
23 |
1 |
0 |
|
90% |
10 |
1 |
|
94% |
| pyEDAA / ProjectModel / __init__.py |
File._registerAttributes |
|
100% |
1 |
0 |
0 |
|
100% |
0 |
0 |
|
100% |
| pyEDAA / ProjectModel / __init__.py |
File.FileType |
|
100% |
1 |
0 |
0 |
|
100% |
0 |
0 |
|
100% |
| pyEDAA / ProjectModel / __init__.py |
File.Path |
|
100% |
1 |
0 |
0 |
|
100% |
0 |
0 |
|
100% |
| pyEDAA / ProjectModel / __init__.py |
File.ResolvedPath |
|
62% |
8 |
3 |
0 |
|
50% |
6 |
3 |
|
57% |
| pyEDAA / ProjectModel / __init__.py |
File.Project |
|
100% |
1 |
0 |
0 |
|
100% |
0 |
0 |
|
100% |
| pyEDAA / ProjectModel / __init__.py |
File.Project |
|
100% |
3 |
0 |
0 |
|
50% |
2 |
1 |
|
80% |
| pyEDAA / ProjectModel / __init__.py |
File.Design |
|
100% |
1 |
0 |
0 |
|
100% |
0 |
0 |
|
100% |
| pyEDAA / ProjectModel / __init__.py |
File.Design |
|
71% |
7 |
2 |
0 |
|
33% |
6 |
2 |
|
54% |
| pyEDAA / ProjectModel / __init__.py |
File.FileSet |
|
100% |
1 |
0 |
0 |
|
100% |
0 |
0 |
|
100% |
| pyEDAA / ProjectModel / __init__.py |
File.FileSet |
|
100% |
2 |
0 |
0 |
|
100% |
0 |
0 |
|
100% |
| pyEDAA / ProjectModel / __init__.py |
File.Validate |
|
50% |
16 |
8 |
0 |
|
50% |
12 |
6 |
|
50% |
| pyEDAA / ProjectModel / __init__.py |
File.__len__ |
|
0% |
1 |
1 |
0 |
|
100% |
0 |
0 |
|
0% |
| pyEDAA / ProjectModel / __init__.py |
File.__getitem__ |
|
55% |
11 |
5 |
0 |
|
50% |
2 |
1 |
|
54% |
| pyEDAA / ProjectModel / __init__.py |
File.__setitem__ |
|
67% |
3 |
1 |
0 |
|
50% |
2 |
1 |
|
60% |
| pyEDAA / ProjectModel / __init__.py |
File.__delitem__ |
|
67% |
3 |
1 |
0 |
|
50% |
2 |
1 |
|
60% |
| pyEDAA / ProjectModel / __init__.py |
File.__str__ |
|
0% |
1 |
1 |
0 |
|
100% |
0 |
0 |
|
0% |
| pyEDAA / ProjectModel / __init__.py |
VHDLSourceFile.__init__ |
|
38% |
21 |
13 |
2 |
|
40% |
10 |
2 |
|
39% |
| pyEDAA / ProjectModel / __init__.py |
VHDLSourceFile.Validate |
|
56% |
9 |
4 |
0 |
|
100% |
0 |
0 |
|
56% |
| pyEDAA / ProjectModel / __init__.py |
VHDLSourceFile.VHDLLibrary |
|
100% |
5 |
0 |
0 |
|
100% |
4 |
0 |
|
100% |
| pyEDAA / ProjectModel / __init__.py |
VHDLSourceFile.VHDLLibrary |
|
100% |
2 |
0 |
0 |
|
100% |
0 |
0 |
|
100% |
| pyEDAA / ProjectModel / __init__.py |
VHDLSourceFile.VHDLVersion |
|
100% |
5 |
0 |
0 |
|
100% |
4 |
0 |
|
100% |
| pyEDAA / ProjectModel / __init__.py |
VHDLSourceFile.VHDLVersion |
|
100% |
1 |
0 |
0 |
|
100% |
0 |
0 |
|
100% |
| pyEDAA / ProjectModel / __init__.py |
VHDLSourceFile.__repr__ |
|
0% |
1 |
1 |
0 |
|
100% |
0 |
0 |
|
0% |
| pyEDAA / ProjectModel / __init__.py |
VerilogMixIn.VerilogVersion |
|
100% |
5 |
0 |
0 |
|
100% |
4 |
0 |
|
100% |
| pyEDAA / ProjectModel / __init__.py |
VerilogMixIn.VerilogVersion |
|
100% |
1 |
0 |
0 |
|
100% |
0 |
0 |
|
100% |
| pyEDAA / ProjectModel / __init__.py |
SystemVerilogMixIn.SVVersion |
|
100% |
5 |
0 |
0 |
|
100% |
4 |
0 |
|
100% |
| pyEDAA / ProjectModel / __init__.py |
SystemVerilogMixIn.SVVersion |
|
100% |
1 |
0 |
0 |
|
100% |
0 |
0 |
|
100% |
| pyEDAA / ProjectModel / __init__.py |
VerilogBaseFile.__init__ |
|
100% |
2 |
0 |
0 |
|
100% |
0 |
0 |
|
100% |
| pyEDAA / ProjectModel / __init__.py |
SystemRDLSourceFile.__init__ |
|
0% |
2 |
2 |
0 |
|
100% |
0 |
0 |
|
0% |
| pyEDAA / ProjectModel / __init__.py |
SystemRDLSourceFile.SystemRDLVersion |
|
0% |
5 |
5 |
0 |
|
0% |
4 |
0 |
|
0% |
| pyEDAA / ProjectModel / __init__.py |
SystemRDLSourceFile.SystemRDLVersion |
|
0% |
1 |
1 |
0 |
|
100% |
0 |
0 |
|
0% |
| pyEDAA / ProjectModel / __init__.py |
FileSet.__init__ |
|
100% |
24 |
0 |
0 |
|
100% |
6 |
0 |
|
100% |
| pyEDAA / ProjectModel / __init__.py |
FileSet.Name |
|
100% |
1 |
0 |
0 |
|
100% |
0 |
0 |
|
100% |
| pyEDAA / ProjectModel / __init__.py |
FileSet.Name |
|
0% |
1 |
1 |
0 |
|
100% |
0 |
0 |
|
0% |
| pyEDAA / ProjectModel / __init__.py |
FileSet.TopLevel |
|
0% |
1 |
1 |
0 |
|
100% |
0 |
0 |
|
0% |
| pyEDAA / ProjectModel / __init__.py |
FileSet.TopLevel |
|
100% |
1 |
0 |
0 |
|
100% |
0 |
0 |
|
100% |
| pyEDAA / ProjectModel / __init__.py |
FileSet.Project |
|
100% |
1 |
0 |
0 |
|
100% |
0 |
0 |
|
100% |
| pyEDAA / ProjectModel / __init__.py |
FileSet.Project |
|
100% |
1 |
0 |
0 |
|
100% |
0 |
0 |
|
100% |
| pyEDAA / ProjectModel / __init__.py |
FileSet.Design |
|
80% |
5 |
1 |
0 |
|
75% |
4 |
1 |
|
78% |
| pyEDAA / ProjectModel / __init__.py |
FileSet.Design |
|
60% |
5 |
2 |
0 |
|
25% |
4 |
1 |
|
44% |
| pyEDAA / ProjectModel / __init__.py |
FileSet.Directory |
|
100% |
1 |
0 |
0 |
|
100% |
0 |
0 |
|
100% |
| pyEDAA / ProjectModel / __init__.py |
FileSet.Directory |
|
100% |
1 |
0 |
0 |
|
100% |
0 |
0 |
|
100% |
| pyEDAA / ProjectModel / __init__.py |
FileSet.ResolvedPath |
|
54% |
13 |
6 |
0 |
|
40% |
10 |
4 |
|
48% |
| pyEDAA / ProjectModel / __init__.py |
FileSet.Parent |
|
0% |
1 |
1 |
0 |
|
100% |
0 |
0 |
|
0% |
| pyEDAA / ProjectModel / __init__.py |
FileSet.Parent |
|
100% |
2 |
0 |
0 |
|
100% |
0 |
0 |
|
100% |
| pyEDAA / ProjectModel / __init__.py |
FileSet.FileSets |
|
100% |
1 |
0 |
0 |
|
100% |
0 |
0 |
|
100% |
| pyEDAA / ProjectModel / __init__.py |
FileSet.Files |
|
29% |
21 |
15 |
0 |
|
32% |
22 |
3 |
|
30% |
| pyEDAA / ProjectModel / __init__.py |
FileSet.AddFileSet |
|
62% |
8 |
3 |
0 |
|
50% |
6 |
3 |
|
57% |
| pyEDAA / ProjectModel / __init__.py |
FileSet.AddFileSets |
|
100% |
2 |
0 |
0 |
|
100% |
2 |
0 |
|
100% |
| pyEDAA / ProjectModel / __init__.py |
FileSet.FileSetCount |
|
0% |
1 |
1 |
0 |
|
100% |
0 |
0 |
|
0% |
| pyEDAA / ProjectModel / __init__.py |
FileSet.TotalFileSetCount |
|
0% |
4 |
4 |
0 |
|
0% |
2 |
0 |
|
0% |
| pyEDAA / ProjectModel / __init__.py |
FileSet.AddFile |
|
82% |
11 |
2 |
4 |
|
83% |
6 |
1 |
|
82% |
| pyEDAA / ProjectModel / __init__.py |
FileSet.AddFiles |
|
100% |
2 |
0 |
0 |
|
100% |
2 |
0 |
|
100% |
| pyEDAA / ProjectModel / __init__.py |
FileSet.FileCount |
|
0% |
1 |
1 |
0 |
|
100% |
0 |
0 |
|
0% |
| pyEDAA / ProjectModel / __init__.py |
FileSet.TotalFileCount |
|
0% |
4 |
4 |
0 |
|
0% |
2 |
0 |
|
0% |
| pyEDAA / ProjectModel / __init__.py |
FileSet.Validate |
|
50% |
20 |
10 |
0 |
|
50% |
16 |
8 |
|
50% |
| pyEDAA / ProjectModel / __init__.py |
FileSet.GetOrCreateVHDLLibrary |
|
100% |
9 |
0 |
0 |
|
100% |
4 |
0 |
|
100% |
| pyEDAA / ProjectModel / __init__.py |
FileSet.VHDLLibrary |
|
57% |
7 |
3 |
0 |
|
50% |
6 |
1 |
|
54% |
| pyEDAA / ProjectModel / __init__.py |
FileSet.VHDLLibrary |
|
100% |
1 |
0 |
0 |
|
100% |
0 |
0 |
|
100% |
| pyEDAA / ProjectModel / __init__.py |
FileSet.VHDLVersion |
|
86% |
7 |
1 |
0 |
|
83% |
6 |
1 |
|
85% |
| pyEDAA / ProjectModel / __init__.py |
FileSet.VHDLVersion |
|
100% |
1 |
0 |
0 |
|
100% |
0 |
0 |
|
100% |
| pyEDAA / ProjectModel / __init__.py |
FileSet.VerilogVersion |
|
86% |
7 |
1 |
0 |
|
83% |
6 |
1 |
|
85% |
| pyEDAA / ProjectModel / __init__.py |
FileSet.VerilogVersion |
|
100% |
1 |
0 |
0 |
|
100% |
0 |
0 |
|
100% |
| pyEDAA / ProjectModel / __init__.py |
FileSet.SVVersion |
|
86% |
7 |
1 |
0 |
|
83% |
6 |
1 |
|
85% |
| pyEDAA / ProjectModel / __init__.py |
FileSet.SVVersion |
|
100% |
1 |
0 |
0 |
|
100% |
0 |
0 |
|
100% |
| pyEDAA / ProjectModel / __init__.py |
FileSet.SRDLVersion |
|
0% |
7 |
7 |
0 |
|
0% |
6 |
0 |
|
0% |
| pyEDAA / ProjectModel / __init__.py |
FileSet.SRDLVersion |
|
0% |
1 |
1 |
0 |
|
100% |
0 |
0 |
|
0% |
| pyEDAA / ProjectModel / __init__.py |
FileSet.__len__ |
|
0% |
1 |
1 |
0 |
|
100% |
0 |
0 |
|
0% |
| pyEDAA / ProjectModel / __init__.py |
FileSet.__getitem__ |
|
83% |
6 |
1 |
0 |
|
50% |
2 |
1 |
|
75% |
| pyEDAA / ProjectModel / __init__.py |
FileSet.__setitem__ |
|
67% |
3 |
1 |
0 |
|
50% |
2 |
1 |
|
60% |
| pyEDAA / ProjectModel / __init__.py |
FileSet.__delitem__ |
|
67% |
3 |
1 |
0 |
|
50% |
2 |
1 |
|
60% |
| pyEDAA / ProjectModel / __init__.py |
FileSet.__str__ |
|
0% |
1 |
1 |
0 |
|
100% |
0 |
0 |
|
0% |
| pyEDAA / ProjectModel / __init__.py |
VHDLLibrary.__init__ |
|
90% |
20 |
2 |
0 |
|
75% |
8 |
2 |
|
86% |
| pyEDAA / ProjectModel / __init__.py |
VHDLLibrary.Name |
|
100% |
1 |
0 |
0 |
|
100% |
0 |
0 |
|
100% |
| pyEDAA / ProjectModel / __init__.py |
VHDLLibrary.Project |
|
100% |
1 |
0 |
0 |
|
100% |
0 |
0 |
|
100% |
| pyEDAA / ProjectModel / __init__.py |
VHDLLibrary.Project |
|
71% |
7 |
2 |
0 |
|
50% |
6 |
3 |
|
62% |
| pyEDAA / ProjectModel / __init__.py |
VHDLLibrary.Design |
|
100% |
1 |
0 |
0 |
|
100% |
0 |
0 |
|
100% |
| pyEDAA / ProjectModel / __init__.py |
VHDLLibrary.Design |
|
0% |
14 |
14 |
0 |
|
0% |
12 |
0 |
|
0% |
| pyEDAA / ProjectModel / __init__.py |
VHDLLibrary.Files |
|
0% |
2 |
2 |
0 |
|
0% |
2 |
0 |
|
0% |
| pyEDAA / ProjectModel / __init__.py |
VHDLLibrary.VHDLVersion |
|
80% |
5 |
1 |
0 |
|
75% |
4 |
1 |
|
78% |
| pyEDAA / ProjectModel / __init__.py |
VHDLLibrary.VHDLVersion |
|
100% |
1 |
0 |
0 |
|
100% |
0 |
0 |
|
100% |
| pyEDAA / ProjectModel / __init__.py |
VHDLLibrary.AddDependency |
|
0% |
1 |
1 |
0 |
|
100% |
0 |
0 |
|
0% |
| pyEDAA / ProjectModel / __init__.py |
VHDLLibrary.AddFile |
|
50% |
4 |
2 |
2 |
|
50% |
2 |
1 |
|
50% |
| pyEDAA / ProjectModel / __init__.py |
VHDLLibrary.AddFiles |
|
0% |
4 |
4 |
0 |
|
0% |
4 |
0 |
|
0% |
| pyEDAA / ProjectModel / __init__.py |
VHDLLibrary.FileCount |
|
0% |
1 |
1 |
0 |
|
100% |
0 |
0 |
|
0% |
| pyEDAA / ProjectModel / __init__.py |
VHDLLibrary.__len__ |
|
0% |
1 |
1 |
0 |
|
100% |
0 |
0 |
|
0% |
| pyEDAA / ProjectModel / __init__.py |
VHDLLibrary.__getitem__ |
|
0% |
6 |
6 |
0 |
|
0% |
2 |
0 |
|
0% |
| pyEDAA / ProjectModel / __init__.py |
VHDLLibrary.__setitem__ |
|
0% |
3 |
3 |
0 |
|
0% |
2 |
0 |
|
0% |
| pyEDAA / ProjectModel / __init__.py |
VHDLLibrary.__delitem__ |
|
0% |
3 |
3 |
0 |
|
0% |
2 |
0 |
|
0% |
| pyEDAA / ProjectModel / __init__.py |
VHDLLibrary.__str__ |
|
0% |
1 |
1 |
0 |
|
100% |
0 |
0 |
|
0% |
| pyEDAA / ProjectModel / __init__.py |
Design.__init__ |
|
100% |
17 |
0 |
0 |
|
100% |
2 |
0 |
|
100% |
| pyEDAA / ProjectModel / __init__.py |
Design.Name |
|
100% |
1 |
0 |
0 |
|
100% |
0 |
0 |
|
100% |
| pyEDAA / ProjectModel / __init__.py |
Design.Name |
|
0% |
1 |
1 |
0 |
|
100% |
0 |
0 |
|
0% |
| pyEDAA / ProjectModel / __init__.py |
Design.TopLevel |
|
0% |
1 |
1 |
0 |
|
100% |
0 |
0 |
|
0% |
| pyEDAA / ProjectModel / __init__.py |
Design.TopLevel |
|
0% |
1 |
1 |
0 |
|
100% |
0 |
0 |
|
0% |
| pyEDAA / ProjectModel / __init__.py |
Design.Project |
|
100% |
1 |
0 |
0 |
|
100% |
0 |
0 |
|
100% |
| pyEDAA / ProjectModel / __init__.py |
Design.Project |
|
100% |
1 |
0 |
0 |
|
100% |
0 |
0 |
|
100% |
| pyEDAA / ProjectModel / __init__.py |
Design.Directory |
|
100% |
1 |
0 |
0 |
|
100% |
0 |
0 |
|
100% |
| pyEDAA / ProjectModel / __init__.py |
Design.Directory |
|
100% |
1 |
0 |
0 |
|
100% |
0 |
0 |
|
100% |
| pyEDAA / ProjectModel / __init__.py |
Design.ResolvedPath |
|
62% |
8 |
3 |
0 |
|
50% |
6 |
3 |
|
57% |
| pyEDAA / ProjectModel / __init__.py |
Design.DefaultFileSet |
|
100% |
1 |
0 |
0 |
|
100% |
0 |
0 |
|
100% |
| pyEDAA / ProjectModel / __init__.py |
Design.DefaultFileSet |
|
0% |
9 |
9 |
0 |
|
0% |
8 |
0 |
|
0% |
| pyEDAA / ProjectModel / __init__.py |
Design.FileSets |
|
100% |
1 |
0 |
0 |
|
100% |
0 |
0 |
|
100% |
| pyEDAA / ProjectModel / __init__.py |
Design.Files |
|
69% |
13 |
4 |
0 |
|
75% |
12 |
1 |
|
72% |
| pyEDAA / ProjectModel / __init__.py |
Design.Validate |
|
52% |
23 |
11 |
0 |
|
56% |
16 |
7 |
|
54% |
| pyEDAA / ProjectModel / __init__.py |
Design.VHDLLibraries |
|
100% |
1 |
0 |
0 |
|
100% |
0 |
0 |
|
100% |
| pyEDAA / ProjectModel / __init__.py |
Design.VHDLVersion |
|
80% |
5 |
1 |
0 |
|
75% |
4 |
1 |
|
78% |
| pyEDAA / ProjectModel / __init__.py |
Design.VHDLVersion |
|
100% |
1 |
0 |
0 |
|
100% |
0 |
0 |
|
100% |
| pyEDAA / ProjectModel / __init__.py |
Design.VerilogVersion |
|
80% |
5 |
1 |
0 |
|
75% |
4 |
1 |
|
78% |
| pyEDAA / ProjectModel / __init__.py |
Design.VerilogVersion |
|
100% |
1 |
0 |
0 |
|
100% |
0 |
0 |
|
100% |
| pyEDAA / ProjectModel / __init__.py |
Design.SVVersion |
|
80% |
5 |
1 |
0 |
|
75% |
4 |
1 |
|
78% |
| pyEDAA / ProjectModel / __init__.py |
Design.SVVersion |
|
100% |
1 |
0 |
0 |
|
100% |
0 |
0 |
|
100% |
| pyEDAA / ProjectModel / __init__.py |
Design.SRDLVersion |
|
0% |
5 |
5 |
0 |
|
0% |
4 |
0 |
|
0% |
| pyEDAA / ProjectModel / __init__.py |
Design.SRDLVersion |
|
0% |
1 |
1 |
0 |
|
100% |
0 |
0 |
|
0% |
| pyEDAA / ProjectModel / __init__.py |
Design.ExternalVHDLLibraries |
|
0% |
1 |
1 |
0 |
|
100% |
0 |
0 |
|
0% |
| pyEDAA / ProjectModel / __init__.py |
Design.AddFileSet |
|
0% |
9 |
9 |
0 |
|
0% |
6 |
0 |
|
0% |
| pyEDAA / ProjectModel / __init__.py |
Design.AddFileSets |
|
0% |
2 |
2 |
0 |
|
0% |
2 |
0 |
|
0% |
| pyEDAA / ProjectModel / __init__.py |
Design.FileSetCount |
|
0% |
1 |
1 |
0 |
|
100% |
0 |
0 |
|
0% |
| pyEDAA / ProjectModel / __init__.py |
Design.TotalFileSetCount |
|
0% |
4 |
4 |
0 |
|
0% |
2 |
0 |
|
0% |
| pyEDAA / ProjectModel / __init__.py |
Design.AddFile |
|
67% |
3 |
1 |
0 |
|
50% |
2 |
1 |
|
60% |
| pyEDAA / ProjectModel / __init__.py |
Design.AddFiles |
|
0% |
2 |
2 |
0 |
|
0% |
2 |
0 |
|
0% |
| pyEDAA / ProjectModel / __init__.py |
Design.AddVHDLLibrary |
|
0% |
4 |
4 |
0 |
|
0% |
4 |
0 |
|
0% |
| pyEDAA / ProjectModel / __init__.py |
Design.__len__ |
|
0% |
1 |
1 |
0 |
|
100% |
0 |
0 |
|
0% |
| pyEDAA / ProjectModel / __init__.py |
Design.__getitem__ |
|
83% |
6 |
1 |
0 |
|
50% |
2 |
1 |
|
75% |
| pyEDAA / ProjectModel / __init__.py |
Design.__setitem__ |
|
67% |
3 |
1 |
0 |
|
50% |
2 |
1 |
|
60% |
| pyEDAA / ProjectModel / __init__.py |
Design.__delitem__ |
|
67% |
3 |
1 |
0 |
|
50% |
2 |
1 |
|
60% |
| pyEDAA / ProjectModel / __init__.py |
Design.__str__ |
|
0% |
1 |
1 |
0 |
|
100% |
0 |
0 |
|
0% |
| pyEDAA / ProjectModel / __init__.py |
Project.__init__ |
|
100% |
8 |
0 |
0 |
|
100% |
0 |
0 |
|
100% |
| pyEDAA / ProjectModel / __init__.py |
Project.Name |
|
100% |
1 |
0 |
0 |
|
100% |
0 |
0 |
|
100% |
| pyEDAA / ProjectModel / __init__.py |
Project.RootDirectory |
|
100% |
1 |
0 |
0 |
|
100% |
0 |
0 |
|
100% |
| pyEDAA / ProjectModel / __init__.py |
Project.RootDirectory |
|
100% |
1 |
0 |
0 |
|
100% |
0 |
0 |
|
100% |
| pyEDAA / ProjectModel / __init__.py |
Project.ResolvedPath |
|
100% |
4 |
0 |
0 |
|
100% |
2 |
0 |
|
100% |
| pyEDAA / ProjectModel / __init__.py |
Project.Designs |
|
100% |
1 |
0 |
0 |
|
100% |
0 |
0 |
|
100% |
| pyEDAA / ProjectModel / __init__.py |
Project.DefaultDesign |
|
100% |
1 |
0 |
0 |
|
100% |
0 |
0 |
|
100% |
| pyEDAA / ProjectModel / __init__.py |
Project.Validate |
|
52% |
21 |
10 |
0 |
|
57% |
14 |
6 |
|
54% |
| pyEDAA / ProjectModel / __init__.py |
Project.DesignCount |
|
0% |
1 |
1 |
0 |
|
100% |
0 |
0 |
|
0% |
| pyEDAA / ProjectModel / __init__.py |
Project.VHDLVersion |
|
100% |
1 |
0 |
0 |
|
100% |
0 |
0 |
|
100% |
| pyEDAA / ProjectModel / __init__.py |
Project.VHDLVersion |
|
100% |
1 |
0 |
0 |
|
100% |
0 |
0 |
|
100% |
| pyEDAA / ProjectModel / __init__.py |
Project.VerilogVersion |
|
100% |
1 |
0 |
0 |
|
100% |
0 |
0 |
|
100% |
| pyEDAA / ProjectModel / __init__.py |
Project.VerilogVersion |
|
100% |
1 |
0 |
0 |
|
100% |
0 |
0 |
|
100% |
| pyEDAA / ProjectModel / __init__.py |
Project.SVVersion |
|
100% |
1 |
0 |
0 |
|
100% |
0 |
0 |
|
100% |
| pyEDAA / ProjectModel / __init__.py |
Project.SVVersion |
|
100% |
1 |
0 |
0 |
|
100% |
0 |
0 |
|
100% |
| pyEDAA / ProjectModel / __init__.py |
Project.SRDLVersion |
|
0% |
1 |
1 |
0 |
|
100% |
0 |
0 |
|
0% |
| pyEDAA / ProjectModel / __init__.py |
Project.SRDLVersion |
|
0% |
1 |
1 |
0 |
|
100% |
0 |
0 |
|
0% |
| pyEDAA / ProjectModel / __init__.py |
Project.__len__ |
|
0% |
1 |
1 |
0 |
|
100% |
0 |
0 |
|
0% |
| pyEDAA / ProjectModel / __init__.py |
Project.__getitem__ |
|
50% |
6 |
3 |
0 |
|
50% |
2 |
1 |
|
50% |
| pyEDAA / ProjectModel / __init__.py |
Project.__setitem__ |
|
67% |
3 |
1 |
0 |
|
50% |
2 |
1 |
|
60% |
| pyEDAA / ProjectModel / __init__.py |
Project.__delitem__ |
|
67% |
3 |
1 |
0 |
|
50% |
2 |
1 |
|
60% |
| pyEDAA / ProjectModel / __init__.py |
Project.__str__ |
|
0% |
1 |
1 |
0 |
|
100% |
0 |
0 |
|
0% |
| pyEDAA / ProjectModel / __init__.py |
(no function) |
|
100% |
426 |
0 |
0 |
|
100% |
0 |
0 |
|
100% |