Hide navigation sidebar

Hide table of contents sidebar

Toggle site navigation sidebar

Electronic Design Automation Abstraction latest documentation

Toggle table of contents sidebar

Introduction

Conceptual Model
Context
Frequently Asked Questions (FAQ)

Layers

Projects and Configuration
Languages and Data
Workflows and integration
Toggle child pages in navigation
- CoCoTb
- FuseSoC and Edalize
- legoHDL
- PyFPGA
- pyIPCMI
- SiliconCompiler
- SymbiFlow
- tsfpga
- VUnit
- Xeda
Interacting with CLIs

Development

Status

Appendix

References

Toggle table of contents sidebar

legoHDL#

../_images/pyEDAA.legoHDL.svg

TBC

FuseSoC and Edalize

Copyright © 2016-2023 Patrick Lehmann, Unai Martinez-Corral and contributors

Made with Sphinx and @pradyunsg's Furo

Last updated on 14.03.2023